ABSTRACT | This tutorial paper gives an overview of the implementation aspects related to turbo decoders, where the term turbo generally refers to iterative decoders intended for parallel concatenated convolutional codes as well as for serial concatenated convolutional codes. We start by considering the general structure of iterative decoders and the main features of the soft-input soft-output algorithm that forms the heart of iterative decoders. Then, we show that very efficient parallel architectures are available for all types of turbo decoders allowing high-speed implementations. Other implementation aspects like quantization issues and stopping rules used in conjunction with buffering for increasing throughput are considered. Finally, we perform an evaluation of the complexities of the turbo decoders as a function of the main parameters of the code.
I. INTRODUCTION
In 1993, at a moment when there were not many people to believe in the practicability of capacity approaching codes, the presentation of turbo codes [1] was a revival for the channel coding research community. Furthermore, the performance claimed in this seminal paper was soon confirmed with a practical hardware implementation [2] .
Historical turbo codes, also sometimes called parallel concatenated convolutional codes (PCCC), are based on a parallel concatenation of two recursive systematic convolutional codes separated by an interleaver. They are called turbo in reference to the analogy of their decoding principle with the turbo principle of a turbo-compressed engine, which reuses the exhaust gas in order to improve efficiency. The turbo decoding principle calls for an iterative algorithm involving two component decoders exchanging information in order to improve the error correction performance with the decoding iterations.
This iterative decoding principle was soon applied to other concatenations of codes separated by interleavers, such as serial concatenated convolutional codes (SCCC) [3] , [4] , sometimes called serial turbo codes, or concatenation of block codes, also named block turbo codes [5] , [6] .
The near-capacity performance of turbo codes and their suitability for practical implementation explain their adoption in various communication standards as early as the late 1990s. Firstly, they were chosen in the telemetry coding standard by the Consultative Committee for Space Data Systems (CCSDS) [7] and for the medium to high data rate transmissions in the third generation mobile communication 3GPP/UMTS standard [8] . They have further been adopted as part of the digital video broadcastreturn channel satellite and terrestrial (DVB-RCS and DVB-RCT) links [9] , [10] , thus enabling broadband interactive satellite and terrestrial services. More recently, they were also selected for the next generation of 3GPP2/ cdma2000 wireless communication systems [11] as well as for the IEEE 802.16 standard (WiMAX) [12] intended for broadband connections over long distances. Turbo codes are used in several Inmarsat's communication systems, too, such as in the new Broadband Global Area Network (BGAN [13] ) that entered service in 2006. A serial turbo code was also adopted in 2003 by the European Space Agency for the implementation of a very high speed (1 Gb/s) adaptive coded modulation modem for satellite applications [14] .
This paper deals with the implementation issues of iterative decoders for concatenated convolutional codes. Both parallel and serial concatenated convolutional codes are addressed and corresponding iterative decoders are equally referred as turbo decoders. Due to the trend of the most recent applications towards an increasing demand for high-throughput data, special attention is paid to the design of high-speed hardware decoder architectures, since it represents an important issue for industry. The remainder of the paper is divided into six parts. A survey of the general structure of turbo decoders is presented in Section II. Section III reviews the soft-input soft-output (SISO) algorithms that are used as fundamental building blocks of iterative decoders. Section IV deals with the issue of architectures dedicated to high throughput services. Particular stress is laid on the increase of the parallelism in the decoder architecture. Section V presents a review of the different stopping rules that can be applied in order to decrease the average number of iterations, thus also increasing the average decoding speed of the decoder. The fixed-point implementation of decoders, which is desirable for hardware implementations, is dealt with in Section VI. Finally, complexity issues, related to implementation choices, are discussed in Section VII.
II. CONCATENATION OF CONVOLUTIONAL CODES AND ITERATIVE DECODING

A. Short History of Concatenated Coding and Decoding
Code concatenation is a multilevel coding method allowing codes with good asymptotic as well as practical properties to be constructed. The idea dates back to Elias's product code construction in the mid 1950s [15] . A major advance was performed by Forney in his thesis work on concatenated codes ten years later [16] . As stated by Forney, concatenation is a method of building long codes out of shorter ones in order to resolve the problem of decoding complexity by breaking the required computation into manageable segments according to the divide and conquer strategy. The principle of concatenation is applicable to any type of codes, convolutional or block codes. This first version of code concatenation is now called serial concatenation (SC) of codes. Before the invention of turbo codes, the most famous example of concatenated codes was the concatenation of an outer algebraic code, such as a Reed-Solomon code, with an inner convolutional code, which has been used in numerous applications, ranging from space communications to digital broadcasting of television.
As far as the SC of convolutional codes is concerned, the straightforward way of decoding involves the use of two conventional Viterbi algorithm (VA) decoders in a concatenated way. The first drawback that prevents such a receiver from performing efficiently is that the inner VA produces bursts of errors at its output, that the outer VA has difficulty correcting. This can be circumvented by inserting an interleaver between the inner and outer VAs, as illustrated in Fig. 1 .
The second main drawback is that the inner VA provides hard decisions, thus preventing the outer VA from using its ability to accept soft samples at its input. In order to work properly, the inner decoder has to provide the outer decoder with soft information. Among the different attempts to achieve this goal, the soft-output Viterbi algorithm (SOVA) approach calls for a modification of the VA in order to deliver a reliability value for each decoded bit [17] , [18] . Like the VA, the SOVA provides a maximum likelihood trellis 1 decoding of the convolutional code which minimizes the probability of a sequence error. However, it is suboptimal with respect to bit or symbol error probability. The minimal bit or symbol error probability can be achieved with symbol-by-symbol Fig. 1 . Transmission scheme with insertion of interleaver into a serial concatenation of convolutional codes. 1 The trellis diagram is a temporal representation of the code. It represents all the possible transitions between the states of the encoder as a function of time. The length of the trellis is equal to the number of time instants required to encode the whole information sequence. maximum a posteriori (MAP) decoding using the BCJR algorithm [19] .
The ultimate progress in decoding concatenated codes occurred when it was observed that a SISO decoder could be regarded as an SNR amplifier, thus allowing common concepts in amplifiers such as the feedback principle to be implemented. This observation gave birth to the so-called turbo decoding principle of concatenated codes [20] in the early 1990s. Thanks to this decoding concept, the 1.5-dB gap still remaining between what theory promised and what the state of the art in error control coding was able to offer at the time 2 was almost removed. In Fig. 1 , the receiver clearly exploits the received samples in a suboptimal way, even in the case where information passed from the inner decoder to the outer decoder is soft information. The overall decoder works in an asymmetrical way: both decoders work towards decoding the same data. The outer decoder takes advantage of the inner decoder work but the contrary is not true. The basic idea of turbo decoding involves a symmetric information exchange between both SISO decoders, so that they can converge to the same probabilistic decision, as a global decoder would. The issue of stability, which is crucial in feedback systems, was solved by introducing the notion of extrinsic information, which prevents the decoder from being a positive feedback amplifier. In the case where the component decoders compute the Logarithm of Likelihood Ratios (LLR) related to information data, the extrinsic information can be obtained with a simple subtraction between the output and the input of the decoder as described in Fig. 2 .
B. Parallel and Serial Concatenation of Convolutional Codes
1) Parallel Versus Serial Concatenation of Convolutional
Codes: The introduction of turbo codes is also the origin of the concept of parallel concatenation (PC). Fig. 3(a) shows the PC of two convolutional codes, as commonly used in classical turbo codes. With the PC of codes, the message to be transmitted is encoded twice in a separate fashion: the first encoder processes the data message in the order it is delivered by the source, while the second one encodes the In the early 1990s, the state of the art in error control coding was the concatenation of a Reed-Solomon code and a memory 14 convolutional code proposed for the Galileo space probe [21] . This scheme was decoded using a four-stage iterative scheme where hard decisions were fedback from the Reed-Solomon decoder to the Viterbi decoder.
same sequence in a different order obtained by way of an interleaver.
The overall coding rates for SC and PC, R s and R p , are equal to
where R i and R o refer to the coding rates of the inner and outer constituent codes in the SC scheme and R 1 and R 2 refer to the rates of code 1 and code 2 in the PC scheme.
Historical turbo codes [1] - [22] are based on the PC of two recursive systematic convolutional (RSC) codes. Firstly, the choice of RSC codes instead of classical nonrecursive convolutional (NRC) codes has to be found in the comparison of their respective error correction performance. An example of such memory length ¼ 3 codes is shown in Fig. 4 . Since they have the same minimum Hamming distance, 3 the observed error correcting performance is very similar for both codes at medium and low error rates. However, the RSC code performs significantly better at low signal-to-noise ratios (SNRs) [22] .
However, the reason why using RSC codes is essential in the construction of concatenated convolutional codes was explained through bounding techniques. It was shown in [23] and [24] that, under the assumption of uniform interleaving, 4 the bit error probability in the low error region P b varies asymptotically with the interleaver gain
where N is the interleaver length and max is the maximum exponent of N in the asymptotic union bound approximation. In the PC case, the maximum exponent is equal to max ¼ 1 À w min , where w min is the minimum input Hamming weight of finite error events. This result shows that there is an interleaving gain only if w min > 1, which is true for RSC codes (w min ¼ 2 and max ¼ À1) but not for NRC codes (w min ¼ 1 and max ¼ 0). As for SC schemes, if both constituent codes are NRC, the same problem appears. It was shown that, for SCCC, at least the inner code has to be recursive [25] in order to ensure an interleaver gain. Provided this condition is satisfied, the maximum exponent is equal to max ¼ Àbðd min;o þ 1Þ=2c, where d min;o is the minimum Hamming distance of the outer code.
This analytical analysis also allows us to compare the SC and PC performance at low error rates; serial turbo codes perform better than parallel turbo codes in this region because their interleaver gain is larger. As a counterpart, the opposite behavior can be observed at high error rates, for the same overall coding rate. This can be explained through the analysis of extrinsic information transfer characteristics based on mutual information, the so-called EXIT charts [26] .
2) Block Coding With Convolutional Codes: Convolutional codes are not a priori well suited to encode information transmitted in block form. Nevertheless, most practical applications require the transmission of data in block fashion, the size of the transmitted blocks being sometimes reduced to less than 100 bits (see, e.g., the 3GPP turbo code [8] with a 40-bit minimum block length). In order to properly decode data blocks at the receiver side, the decoder needs some information about the encoder state at the beginning and the end of the encoding process. The knowledge of the initial state of the encoder is not a problem, since the Ball zero[ state is, in general, forced. However, the decoder has no special available information regarding the final state of the encoder and its trellis. Several methods can solve this problem.
1) Do nothing: that is, no information concerning the final states of the trellises is provided to the decoder. The trellis is truncated at the end of each block. The decoding process is less effective for the last encoded data and the asymptotic coding gain may be reduced. This degradation is a function of the block length and may be low enough to be accepted for a given application. The minimum Hamming distance d min of a code is the smallest Hamming distance between two any different encoded sequences. The correcting capability of the code is directly related to the value of d min . 4 A uniform interleaver is a probabilistic device that maps a given sequence of length N and Hamming weight w into all distinct permutations of length N and Hamming weight w with equal probability. The uniform interleaver is representative of the average performance over all possible deterministic interleavers.
2) Force the encoder state at the end of the encoding phase: for one or all constituent codes. This solution was adopted by the CCSDS and UMTS turbo codes [7] , [8] . The trellis termination of a constituent code involves encoding extra bits, called tail bits, in order to make the encoder return to the all-zero state. These tail bits are then sent to the decoder. This method presents two drawbacks. Firstly, the spectral efficiency of the transmission is slighly decreased. Nevertheless, this reduction is negligible except for very short blocks. Next, for parallel turbo codes, tail bits are not identical for the termination of both constituent codes, or in other words, they are not turbo encoded. Consequently, symbols placed at the block end have a weaker protection again. As for serial turbo codes, the tail bits used for the termination of the inner coder are not taken into account in the turbo decoding process, thus leading to a similar problem. However, the resulting loss in performance is very small and can be acceptable in most applications. termination. This is particularly attractive for highly parallel hardware implementations of the decoder, since the block sides do not require any specific processing. In practice, the straightforward circular encoding of a data block consists of a two-step process. At the first step, the information sequence is encoded from the all-zero state and the final state is stored. During this first step, the output bits are ignored. The second step is the actual encoding, whose initial state is a function of the final state previously stored. The double encoding operation represents the main drawback of this method, but in most cases it can be performed at a frequency much higher than the data rate. An increased amount of memory is also required to store the state information related to the start and the end of the block between iterations.
C. Iterative Decoders for Concatenated Convolutional Codes
The decoding principle of PCCC and SCCC is shown in Figs. 5 and 6. The SISO decoders are assumed to process LLRs at their inputs ð; IÞ and outputs ð; 0Þ (the notations used in the figure are those adopted in Section III).
In the PC scheme of Fig. 5 , each SISO decoder computes the extrinsic LLRs related to information symbols ðu 1 ; OÞ and ðu 2 ; OÞ, using the observation of the associated systematic and parity symbols coming from the transmission channel ðc 1 ; IÞ and ðc 2 ; IÞ, and the a priori LLRs ðu 2 ; IÞ and ðu 1 ; IÞ. Since no a priori LLRs are avalaible from the decoding process at the beginning of the iterations, they are then set to zero. For the subsequent iterations, the extrinsic LLRs coming from the other decoder are used as a priori LLRs for the current SISO decoder. The decisions can be computed from any of the decoders. In the PC case, the turbo decoder structure is symmetrical with respect to both constituent decoders. However, in practice, the SISO processes are executed in a sequential fashion; the decoding process starts arbitrarily with either one decoder, SISO1 for example. After SISO1 processing is completed, SISO2 starts processing and so on. In the SC scheme of Fig. 6 , the decoding diagram is no longer symmetrical. On the one hand, the inner SISO decoder computes extrinsic LLRs ðu i ; OÞ related to the inner code information symbol, using the observation of the associated coded symbols coming from the transmission channel ðc i ; IÞ and the extrinsic LLRs coming from the other SISO decoder ðu i ; IÞ. On the other hand, the outer SISO decoder computes the extrinsic LLRs ðc o ; OÞ related to the outer code symbols using the extrinsic LLRs provided by the inner decoder. The decisions are computed as a posteriori LLRs ðu o ; OÞ related to information symbols by the outer SISO decoder. Although the overall decoding principle depends on the type of concatenation, both turbo decoders can be constructed from the same basic building SISO blocks, as described in Section III.
For digital implementations of turbo decoders, the different processing stages present a nonzero internal delay, with the result that turbo decoding can only be implemented through an iterative process. Each SISO decoder processes its own data and passes it to the other SISO decoder. One iteration corresponds to one pass through each of all the SISO decoders. One pass through a single SISO decoder is sometimes referred to as half an iteration of decoding.
The concatenated encoders and decoders can work continuously or block-wise. Since convolutional codes are naturally better suited to encode information in a continuous fashion, the very first turbo encoders and decoders [2] , [28] were stream oriented. In this case, there is no constraint about the termination of the constituent encoders, and the best interleavers turned out to be periodic or convolutional interleavers [29] , [30] . The corresponding decoders call for a modular pipelined structure, as illustrated in Fig. 7 in the case of parallel turbo codes. The basic decoding structure has to be replicated as many times as the number of iterations. In order to ensure the correct timing of the decoding process, delay lines have to be inserted into the decoder. The decision computation, not shown in the figure, is performed at the output of SISO decoder 2, at the last iteration stage.
However, as far as block decoding is concerned, the simplest decoding architecture is based on the use of a single SISO decoder, which alternately processes both constituent codes. This standard architecture requires three storage units: a memory for the received data at the channel and decoder outputs (LLR in memory), a memory for extrinsic information at the SISO output (EXT memory), and a memory for the decoded data (LLR out memory). The instantiations of this architecture in the PC and SC cases are illustrated in Figs. 8 and 9. In the parallel scheme, the decoding architecture is the same for both component codes, since they play the same role in the overall decoding process. The SISO decoder decodes code 1 or 2 using the corresponding channel data from the LLR in memory and the a priori information stored in the EXT memory at the previous half-iteration. The resulting extrinsic information is stored in the EXT memory and then used as a priori information at the SISO input when the other code is processed, at the next half-iteration. The decoded data are written into the LLR out memory at the last half-iteration of the decoding process. On the contrary, in the SC scheme, the architecture elements are not used in the same fashion for inner and outer code processing. The inner decoding process, shown in Fig. 9 (a), is similar to the elementary decoding process in the PC case; whereas, the outer decoding process, shown in Fig. 9 (b), does not use the LLR in memory contents or the a priori information input ðu o ; IÞ. The decoded data are written into the LLR out memory after the last processing round of the outer decoder.
III. SOFT INPUT SOFT OUTPUT ALGORITHMS
SISO algorithms are the fundamental building blocks of iterative decoders. A SISO is, in general, a block that accepts messages (to be defined later) about both the input and output symbols of an encoder and provides extrinsic messages about the same symbols. The extrinsic message is generated by considering the a priori constraints that exist between the input and output sequences of the encoder. In this section, we will give more precise definitions of the Bmessage[ and on the input output relationships of a SISO block. Moreover, we will show efficient algorithms to perform SISO for some special types of encoders. 
A. Definition of the Input and Output Metrics
A SISO module generally works associated to a known mapping f (encoding) between input and output alphabets
where u ¼ ðu 1 ; . . . ; u k Þ and c ¼ ðc 1 ; . . . ; c n Þ are the input and output sequences of the encoder, respectively. The alphabets U and C are generic finite alphabets and the mapping is not necessarily invertible.
A SISO module is a four-port device that accepts some messages of the input and output symbols of the encoder and provides homologous output extrinsic messages. We will consider the following two types of normalized messages.
1) Likelihood ratio (LR)
represents the ratio between the likelihood of the symbol being x and the likelihood of being zero. 2) Log-Likelihood ratio (LLR)
is its logarithmic version. Normalized messages are usually preferred to not normalized ones as they allow the decoder to save one value in the representation. In fact, by definition Lð0Þ ¼ 1 and ð0Þ ¼ 0. In particular, when the variable x is binary ðx 2 f0; 1gÞ LRs and LLRs can be represented with a scalar L x ¼ Lðx ¼ 1Þ 5 and x ¼ ðx ¼ 1Þ so that one can write
The sequence of LRs is always assumed to be independent at the input of SISO 6 so that the likelihood ratio of the sequences u and c is the product of the likelihoods of their constituent symbols
Lðc j Þ and equivalently its LLR
Furthermore, assuming that the sequence of LR of input and output symbols are mutually independent, the LR of a pair ðu; cÞ, with the constraint of being a valid correspondence, can be obtained as 
B. General SISO Relationships
The formal SISO input output relationships are obtained with the independence assumption constraining the set of input/output sequences to be in the set of possible mapping correspondences. Using LR messages the relationships are
where we have introduced the letters BI[ and BO[ to distinguish between input and output messages. In the logarithmic domain (LLRs), products translate to sums and sums are mapped to the operator
and (4) and (5) (LLRs) become
ðc j ; OÞ þ ðc j ; IÞ ¼ max
The algorithm obtained from the first type of messages (LR) is called multiplicative (sum-prod) while the second (LLRs) is called additive (max Ã -sum), or log-MAP. The max Ã operator requires, in general, two sums and a look-up table. The look-up table size depends on the 5 We have kept the index x with the binary LLR to remind the reader the name of underlying symbol. 6 This is actually the basic assumption of iterative decoding, which otherwise would be optimum. required accuracy and the whole correction term can be avoided, giving rise to a simpler and suboptimal version of the SISO (max-sum or max-log-MAP). To compensate the effect of neglecting the look-up table several strategies are possible, like scaling or offsetting the messages. These techniques are described in [31] and [32] .
Independently from the metric used, the input-output relationships (4), (5) or (7), (8) have a complexity that grows with the size of the code. This complexity can be affordable for very simple mappings but becomes impractical for most of the mappings used as encoders.
In the following sections, we will describe some particular cases where this computation can be simplified.
C. Binary Mappings
As we have seen, for binary variables LR and LLR have the appealing feature of being able to be represented as single values, in particular, using relationships (3) we have
D. SISO Relationships on Trellises
In this section, we will explain how to simplify the computation of (4) and (5), or their logarithmic counterparts (7) and (8), when the mapping is represented over a trellis. As the correspondence between the multiplicative and additive domain requires only the use of different operators we will describe the algorithm in the multiplicative domain.
A trellis is an object characterized by the concatenation of L trellis sections T l . Each trellis section (see Fig. 10 ) consists of a set of starting states s l 2 S l , an input set x l 2 X l , the set of edges defined as the pair e l ¼ ðs l ; x l Þ 2 E l ¼ S l Â X l , and two functions p l ðe l Þ and y l ðe l Þ that assign to each edge a final state in S lþ1 and an output symbol in Y l .
A trellis is associated to a mapping (2) by making a correspondence of the L trellis section's input and output alphabets with the k input and n output alphabets with the mapping
where N denotes the Cartesian product of sets. The alphabets of the trellis sections must then be the Cartesian product of a set of subalphabets of the original mapping
where fI l g and fJ l g are a partition of the sets of indexes of the input and output alphabets. Furthermore, the cardinality of S 1 and S Lþ1 is always one. Any mapping (2) in general admits several time varying trellis representations, in particular, the number of trellis sections L and the alphabets defining each trellis section can be arbitrarily fixed (see Fig. 11 ). Finding a trellis with minimal complexity (i.e., minimal number of edges as explained in [33] ) is a rather complex task and is out of the scope of this tutorial paper.
A trellis representation for a mapping allows us to interpret the mapping itself as paths in the representing trellis. This correspondence allows us to build efficient encoders based on time-varying finite-state machines. More importantly, this same structure can be exploited for the efficient evaluation of expressions like those in (4) and (5) or (7) and (8) that involve associative and distributive operators.
In fact, due to the distributive and associative properties of the operators appearing in (4) and (5), it is possible to compute the required output extrinsic LRs with the following algorithm [19] .
1) From the likelihoods of the alphabets of the mapping Lðu i ; IÞ and Lðc j ; IÞ compute the likelihoods of the alphabets of the trellis sections and from them the likelihoods of the edges (branch metrics)
2) Compute the forward and backward recursions according to
with initializations
Periodically, normalization at this point may be introduced to avoid overflows. The normalization can be performed by dividing all state metrics by a reference one. Note, however, that in the additive version normalization can be avoided by using complement-two representation of state metrics using a technique that can be found in the literature relative to Viterbi decoders. 3) Compute the a posteriori likelihood of edges 
where l in (15) [respectively, (16) ] is the index of the trellis section associated to the symbol u i (respectively, c j ). If no information is available for some of the symbols involved in the mapping, their corresponding LR should be set to the vector 1 and their LLR to the vector 0. If no extrinsic information is required for some of the symbols involved in the mapping, the corresponding final relationships (15) or (16) can be avoided.
Due to the finite memory of the trellis, forward and backward recursions (13) and (14) generally are such that A lþW ðsÞ and B lÀW ðsÞ are independent from A l ðsÞ [respectively, B l ðsÞ] for sufficiently large W. This fact also allows the algorithm to work when messages are available only for a contiguous subset of trellis sections. See Section III-F for more details. In Fig. 12 , we show as an example the block diagram of the forward recursion in its multiplicative and additive forms. Note that in the additive form we denote with lower case Greek letters the logarithmic counterparts of the variables defined for the multiplicative version.
The described SISO algorithm is completely general and can be used for any mapping and trellis. In the following we will consider some special cases of mappings where the algorithm can be further simplified.
1) Convolutional encoders: The trellis of a convolutional encoder has trellis sections that do not depend on the time index. A convolutional encoder has a constant set of states, a constant input and output alphabet, and constant functions pðeÞ and yðeÞ. Convolutional encoders define a mapping between semi-infinite sequences when the starting state is fixed
2) Binary convolutional encoders: have the additional constraint of having
For them, each trellis section is characterized with a set of k 0 input bits and n 0 output bits. LR and LLR (3), so that the branch metrics can be computed simply as
3) Linear binary convolutional encoders: For linear encoders we have the additional linear property
The linearity of an encoder does not simplify the SISO algorithm. However, linear encoders admit dual encoders and the SISO algorithm can be performed with modified metrics (as we will see in the next section) on the trellis of the dual code. This fact may lead to considerable savings especially for high rate codes that have simpler dual trellis. 4) Systematic encoders: Systematic encoders are encoders for which the output symbol y l is obtained by concatenating the input symbol x l with a redundancy symbol r l y l ¼ ðx l ; r l Þ:
For them, the computation of metrics (11) and (12) is simplified as the metric on x l can be incorporated in those of y l
where the first product refers to the systematic part of the label y l and the second part to the redundancy r l .
E. SISO Algorithm for Dual Codes
In the previous section, we saw that the linear property of the code does not simplify the SISO algorithm. However, when the encoder is linear and binary 7 we recall a fundamental result first derived in [34] and restated here.
Defining the new binary messages called reflection coefficients R x from the LR L x as
and the correspondent sequence reflection coefficients
The following relationship holds true:
where f ? is the mapping that defines the dual encoder, i.e., the set of sequences orthogonal to the code. This relationship, formally identical to (5), can be used to perform SISO decoding of high rate linear binary encoders with a complexity that is the one associated to their duals [35] - [37] . A very important case where this property is exploited is in the LDPC decoding for the efficient SISO computation at the check nodes side, as the dual code of the ðn; n À 1Þ parity check code is the simple two-word ðn; 1Þ repetition code.
Although elegant and simple, this approach may sometimes lead to numerical problems in fixed point implementations, and in these cases the approach based on puncturing a low rate mother code is still preferred.
F. Initialization of Forward and Backward Recursions and Windowing
For SISO on convolutional codes the initialization of forward and backward recursion, as well as the order in which these recursions are performed, leads to different solutions. In Fig. 13 , we show, pictorially, the most relevant approaches.
In the upper left part of the figure, we represent a possible solution when a single SISO processes a block of data. The data is divided into adjacent equally sized Bwindows[ and the SISO processes sequentially the set of windows in natural order. It first performs the forward recursion, storing the result in a temporary buffer, and then performs a backward recursion and computation of the outputs at the same time. Since the SISO processes the windows sequentially and in natural order, the forward recursion results can be propagated to the next window for correct initialization. Backward recursion, on the other hand, needs to be properly initialized on each window and an additional unit must be deployed to perform this task (dashed lines).
Other scheduling possibilities, like performing first the backward and then the forward recursion, are examined in [38] and give rise to similar overheads.
When parallel processors are used (top, right), initialization of the forward recursions are needed and an additional unit to perform this task must be deployed.
A more elegant and efficient solution that eliminates the overhead of initializations is reported in the bottom part of the figure. In this case, we exploit the fact that SISO processors are employed in an iterative decoder. The results of the forward and backward recursion at a given iteration are propagated to the adjacent (previous or next) window in the next iteration. This approach leads to negligible performance losses provided that the window size is large enough.
IV. PARALLEL ARCHITECTURES FOR TURBO DECODERS
In this section, we consider the basic SISO decoder architecture with four processing units (branch metric, forward recursion unit, backward recursion unit, and output computation unit, see Fig. 21 ). This SISO is able to perform one trellis step during one clock cycle. The maximum throughput achievable by the turbo decoder using this SISO is f clk = Á n it , where n it is the number of iterations of the decoding process and f clk is the clock frequency of the architecture. The factor indicates the minimum number of trellis stages per information bit ( ¼ 2 for a PCCC turbo decoder, ¼ 2 þ ð1=R i Þ for a SCCC turbo decoder). 8 There are three solutions to increase the throughput of the decoder: increasing the parallelism of the decoder, increasing the clock frequency, and, finally, decreasing the number of iterations. This last solution will be considered separately in Section V.
Theoretically, the increase of parallelism can be obtained at all the levels of the hierarchy of the turbo decoding algorithm, i.e., first at the turbo decoder level, second at the SISO level (duplication of the processing unit performing an iteration), third at the half iteration level (duplication of the hardware to speed up a SISO processing), and, finally, at the trellis stage level.
A. Codeword Pipeline and Parallelization
The first method proposed in the literature to increase the throughput of a turbo decoder [2] is the simplest one: it dedicates a processor for each half iteration. Thus, the 2n it processors work in a linear systolic way. While the first one processes the first half iteration of the newest received codeword of index k, the second one processes the second half iteration of the previous received codeword (index k À 1), and so on, up to the 2n it th processor that performs the last iteration of the codeword of index k À 2n it . Once the processing of a half iteration is finished, all codewords are shifted in the linear processor array. This method is efficient in the sense that the increase of throughput is proportional to the increase of the hardware: 2n it processors working in parallel increase the throughput by a factor of 2n it . Another efficient alternative involves instanciating several turbo decoders working in parallel on independent codewords using demultiplexing.
Nevertheless, both methods imply a large latency of decoding and also require the duplication of the memories for extrinsic and intrinsic information. To avoid the memory duplication, it is far more efficient to use parallelism at the SISO level in order to speed up the execution time of an iteration.
B. Parallel SISO Architecture
The idea is to use a parallelism to perform a SISO decoder, i.e., use several independent SISO decoders working on the same codeword. To do so, the frame of size N (N ¼ k=R o in the case of the inner code of the SCCC scheme; N ¼ k, otherwise) is sliced into P slices of size M ¼ N=P and each slice is processed in parallel by P independent SISO decoders (in the following, we assume that the size N of the frame is a multiple of P). This technique implies two types of problems which should be solved: first, the problem of data dependency within an iteration; second, the problem of the memory collisions in the parallel memory accesses.
Problem of Data Dependency: Since forward processing is performed sequentially from the first symbol u 0 to the last symbol u NÀ1 , the question arises of how to start simultaneously P independent forward recursions starting respectively from the symbols u 0 ; u MÀ1 ; u 2MÀ1 ; . . . ; u NÀMÀ1 ? The same question also arises for the backward recursion in a symmetrical way. An elegant and simple solution to this problem was proposed independently by Blankenship et al. [40] and Giulietti et al. [41] in 2002. This solution is derived from the sliding window technique defined in Section III-D. The idea is to relax the constraint of performing the entire forward (respectively, backward) processing within a single iteration (see Fig. 13 ). Thus, the P final state metrics of the forward processing of the P slices obtained during the j it th iteration are used as initial states, after a circular right shift, of the forward processing of iteration j þ 1 (j varying from 1 to n it ). The same principle also stands for the backward recursion.
Memory Organization: In the natural order, the organization of the memory can be very simple: the first M data (u 0 to u MÀ1 ) are stored in a first memory block (MB), then the next M data ðu M ; . . . ; u 2MÀ1 Þ are stored in a second MB, and so on. This mapping is called direct mapping. With direct mapping, the processing of the first dimension is straightforward: each SISO unit has a direct access to its own memory. For the interleaved dimension, the problem is more complex. In fact, the first SISO needs to process sequentially the symbol u ð1Þ ; u ð2Þ ; . . . ; u ðMÀ1Þ . Since at a given time l, ðlÞ can be stored in any of the P memories, a network has to be created in order to connect the first SISO unit to the P memory banks. Similarly, a network should also be created to connect the P memory banks to the P SISO units. However, a conflict in the memory access can appear if, at a given time, two SISO units need to access data stored in the same memory bank.
The problem of memory conflict has been widely studied in the literature, and so far three kinds of solutions have been proposed: solution at the execution stage, solution at the compilation stage, and solution at the design stage. These three solutions are described as follows.
Formulation of the Problem:
Since each stage of a trellis needs inputs (intrinsic information, a priori information and the associated redundancy) and generates an output (extrinsic and/or LLR information), the execution of P trellis stages at each clock cycle requires a memory bandwidth of P read/write accesses per clock cycle. Assuming that a memory bank can be read and written at each clock cycle, at least P memory banks of size M are required to provide both the memory capacity and the memory bandwidth. Let us describe the sequence of read/ write in the memory bank in the natural and interleaved order. At time l, the P symbols accessed by the P SISO processors are in the natural order V The generic parallel architecture is shown in Fig. 14. An iteration on this architecture works on two steps. When decoding the first encoder, the pth memory bank is accessed thanks to its associated address generator (AG). The address generator delivers a sequence of addresses 1 p ðlÞ l¼1...M . The data coming from the memory banks are then sent to the SISO units through the permutation network. The permutation network shuffles the data according to a permutation defined at each cycle l by 1 ðlÞ. The outputs of the SISO units are stored in the memory banks in a symmetrical way, thanks to the permutation network. 9 At the end of an iteration, the final forward recursion metrics f m (respectively, backward b m ) are sent to their right (respectively, left) neighbor. Those metrics are stored temporarily during the processing of the second encoder. They are used as the initial state of the trellis at the beginning of the next iteration when the first encoder is processed again. Note that when tail-biting code is used, the left-most and right-most SISO also exchange their f m and b m values. The decoding of the second encoder is similar: the 
1) Solution at the Execution Stage:
In this family of solutions, we encompass all solutions using direct mapping with some extra hardware or features to tackle the problem of memory conflict during the interleaved dimension processing. Two kinds of solutions have been proposed. The first one is technological, it uses memories with a bandwidth higher than necessary in order to avoid memory conflict. For example, if two read/write accesses in a memory cannot be performed in a single SISO clock cycle, then all double access memory conflicts are solved. Note that this solution is not efficient in terms of area and power dissipation. A more efficient solution was proposed by Thul et al. [42] . It relies on a Bsmart[ permutation network that contains small FIFO modules to smooth the memory access. These FIFO modules allow a fraction of the write access to be delayed and a fraction of the read access to be anticipated so that, at each cycle, the whole memory bandwidth is used. In order to limit the size of the FIFO modules, Thul et al. also proposed to Bfreeze[ the SISO module in order to solve the remaining memory conflict. This solution is generic and efficient but requires some additional hardware and extra latency in the decoding process [43] .
2) Solution at Compilation Stage: This solution was proposed by Tarable et al. [44] . The authors show that, regardless of the interleaver and the number P of SISO units, there is always a memory mapping free of read/ write conflict access. A memory mapping is a permutation ' on the set f0 . . . N À 1g that associates to the index l the memory location i ¼ 'ðlÞ. This nontrivial mapping ð' 6 ¼ IdÞ implies nontrivial spatial permutations in both natural ( 1 ðlÞ 6 ¼ Id, l ¼ 0 . . . M) and interleaved order ( 2 ðlÞ 6 ¼ Id, l ¼ 0 . . . M). This method is general but has two main drawbacks: the complexity of the network and the amount of memory to store the different configurations of the network during the decoding process. In fact, the network should perform all possible permutations. It can be implemented in one stage by a crossbar at a cost of a very high area, or in several stages by an ad hoc network (a Benes network, for example [45] ). In this later case, both complexity and latency of the network is multiplied by a factor 2 compared to the simple barrel shifter (see Section IV-B3). Moreover, memories are required to store the address generator sequences and the 2M permutations 1 ðlÞ l¼1...M and 2 ðlÞ l¼1...M . Assuming a multiple frame and multiple rate decoder, the size of the memory to store each interleaver configuration may be prohibitive.
In conclusion to this section, [44] proposes to deal with the problem of a turbo decoder of different size by defining a single interleaver of maximum size. Codes of shorter length are then generated by simply pruning the original interleaver. This type of interleaver is named prunable collision-free interleaver.
3) Solution at Design Stage: The idea is to define jointly the interleaver and the architecture in order to solve a priori the memory conflict while keeping a simple architecture. Fig. 14 presents the interleaver structure used to construct a parallel interleaver constrained by decoding parallelism.
With this kind of technique, memory mapping is the natural one, i.e., ' ¼ Id. Thus, in the natural order, the spatial permutation is identity, sum of a linear congruence expression and a periodic offset: 2 ðlÞ ¼ ða Á l þ ðl mod !ÞÞ mod M, where a is the linear factor prime with M, ! is the periodicity of the offset (generally, ! ¼ 4), and is an array of size ! that contains the offset values.
At first glance, one could think that such constraints on the interleaver would lead to poor performance. On the contrary, the interleavers of this type are among the best known ones. Since the number of parameters to define an interleaver is low, an exhaustive search among all parameters configuration can be done. Note that the impulse method defined by Berrou [46] and its derivative [47] are efficient tools to optimize the construction of such interleavers.
One should note that the almost regular permutation [48] defined for the DVB-RCS standard, the dithered relatively prime interleaver [49] , and the slice turbo code [50] belong to the family of Bdesign stage interleaver.[ Problem of Activity of Parallel Architecture: However, another issue arises when dealing with parallel architectures: the efficient usage of computational resources. The idea is that it is inefficient to increase the number of SISOs if the computational power of theses SISOs is used only partially. This issue is particularly critical in the context of sequential decoding of turbo codes where half-iterations are processed sequentially. Due to data dependencies and pipeline stages in hardware implementation, the SW algorithm leads to an idle time at the beginning and end of each subblock processing. This idle time can waste a significant part of the total processing power when the subblock size is short, i.e., with short codeword length and/or high degree of parallelism. This problem is quite complex and not easy to solve in the general case. However, it can be tackled by the use of a joint interleaver/ decoder design (design stage solution), as proposed in [39] , or going back to the pipeline solution of Section IV-A, as proposed recently in [51] for very high speed turbo decoders.
C. Parallel Trellis Stage
In a given recursion (forward or backward), each trellis stage implies the computation, for each node of the trellis, of the recursive (13) and (14) . It is easy to associate a processing unit to each node of the trellis so that a trellis stage can be processed at each clock cycle. The question is now: is it possible to increase the parallelism? Since the forward (or backward) recursion contains a loop, it is not possible to increase the parallelism directly. Some authors propose a technique, called trellis compacting. This technique is based on restructuring the conventional trellis by grouping two consecutive trellis stages in a single one. In other words, instead of serially computing the forward metric lþ1 from the l metrics and the branch metrics l , and then computing lþ2 from lþ1 and lþ1 , lþ2 is directly computed from l , lþ1 and l .
This technique was proposed initially in the context of the Viterbi decoder and a speed improvement of a factor 1.7 was reported [52] . It can be directly applied when the max-log-map algorithm is implemented. In fact, in this case, forward and backward recursion are equivalent to the Viterbi recursion (the so-called Add Compare Select Unit). Trellis compaction can also be adapted, thanks to few approximations, when the log-MAP algorithm is implemented, as shown in [53] and [54] . 10 It is worth mentioning that trellis compaction leads to an equivalent trellis of the trellis of the double binary code [56] . This is one explanation, together with its good performance for medium and low rate code, of the success of double binary codes in several standards.
D. Increase of Clock Frequency
A direct way to increase the decoding throughput of a turbo decoder is to increase the clock frequency. To do that, the critical path of the turbo decoder should be reduced. A simple analysis shows that the BM units as well as the OCU units can be pipelined as needed. The critical path is in the forward or backward recursion loop. There are not so many solutions to reduce this path directly: use of a fast adder (at a cost of an increase of area), reduce the number of bits to code the forward and backward metrics (at a cost of a decreasing of the performance), and, if the log-map algorithm is implemented, delay of one cycle the addition of the correcting offset in order to reduce the critical path (see [38] for more details).
Another architecturally efficient solution for reducing this critical path consists of adding a pipeline register in a recursion unit and then to interleave two (or more) independent SISOs on the same hardware. With the pipeline register, the critical path can almost be reduced by two; thus, the hardware can operate at a double frequency compared to the direct solution. The over cost is low since only a single additional pipeline stage is introduced in the forward (or backward) metrics recursion loop after the first adder stage of Fig. 17 .
V. STOPPING RULES AND BUFFERING
An efficient way to increase the throughput of the decoder is to exploit the randomness of the number of required iterations when the decoder is embedded with some stopping criterion.
Assume as in Fig. 15 that we have a decoder that is capable of performing n min ! 1 iterations while receiving a frame. We add in front of it a FIFO buffer that has size ð1 þ Þ2N, where N is the codeword size and ! 0 is a constant that measures the memory overhead. If ¼ 0, the decoder has no possibility of changing the number of iterations as the FIFO memory only stores the following 10 One can note that trellis compaction is a special case of the general method presented in [55] to break the ACS bottleneck.
frame while decoding the current one. If instead > 0, the time available for decoding ranges from n min to n max ¼ ð1 þ 2Þn min depending on the status of the FIFO.
In order to stop iterative decoding the decoder is embedded with a stopping rule so that the number of iterations for decoding is described through a (memoryless) random variable x with distribution f ðxÞ. We represent the status of the FIFO as an integer ranging between n min and n max which is the number of available iterations at any given time. The transition probability matrix P of the underlying Markov chain has the following elements:
where we have defined
This Markov chain is irreducible and aperiodic. Consequently, a steady-state probability vector, defined as
exists.
From the vector p S ðxÞ, which represents the probability of having x available iterations, the frame error probability is then computed as
where P F ðxÞ is the frame error probability when x iterations are available. The steady-state distribution p S typically shows a rather sharp transition. As a consequence, when the average number of iterations " n is below the minimum number of available iterations n min the FIFO is typically empty and
On the other side, if " n > n min the FIFO is typically full and
The procedure to design a FIFO buffer is then the following.
1) Fix a stopping criterion choosing from one of those listed in the following Section V-A. 2) Run a single simulation with an large (infinite) number of iterations. In this simulation carry on, for each desired E b =N 0 , the statistics of the number of iterations required f ðxÞ and frame error probability having x available iterations P F ðxÞ. 3) For all desired pairs ðn min ; n max Þ compute the matrix P through (18) and from P the steadystate distribution of the FIFO p S ðxÞ using (19) . From the steady-state distribution compute the frame error probability as in (20) . 4) Generally, the decoder speed must have n min slightly larger than the average required for the chosen stopping rule at the target error rate. The maximum number of iterations n max must be set according to the desired target number of iterations. The memory overhead is then obtained as 
A. List of Stopping Rules
Several stopping rules have been proposed in the literature, see for example [57] - [62] and references therein. In the following, we list the most efficient and simple rules. 1) Hard rule 1: The signs of the LLRs at the input and at the output of a constituent SISO module are compared and the iterative decoder is stopped if all signs agree. Note that the output of a SISO is always an extrinsic LLR. 2) Hard rule 2: To improve the reliability of the stop rule, the previous check has to be passed for two successive iterations 3) Soft rule 1: The minimum absolute value of all the extrinsic LLR at the output of a SISO is compared against a threshold. Increasing the threshold increases the reliability of the rule and also increases the average number of iterations. 4) Soft rule 2: The minimum absolute value of all the total LLR is compared against a threshold. Note that the total LLR is the sum of the input and output LLR of a SISO module. The choice of the stopping rule and possibly of the corresponding threshold for soft rules, is mainly dictated by the complexity of its evaluation and by the probability of false stops that induce an error floor in the performance; for more details see [57] .
In Fig. 16 , we report the FER performance of a rate 0.35 SCCC with four state constituent encoders and interleaver size of 8640 with fixed number of iterations and those obtained with the structure of Fig. 15 with the first hard stopping rule.
Solid lines refer to the decoder with a fixed number of iterations (5, 6, 7, 10) , while dashed curves are the performance obtained using stopping rules and finite buffering. For these curves n max has been kept fixed to 10 and n min takes the label values 5, 6, 7, and 10. As anticipated, it can be seen that all the dashed curves start from the performance of the correspondent n min and at a given point they start to converge to the performance relative to n max iterations. The threshold point corresponds to the situation for which " n % n min . Note that since the average number of iterations decreases with the SNR the maximum gap between the curves is obtained at low values of the SNR.
The pair (10, 6), corresponding to a memory overhead of ¼ 33% and a speed-up of 66%, shows a maximum penalty of 0.15 dB at FER ¼ 10 À1 that becomes 0.01 dB at 10 À5 . The pair (10, 5) , corresponding to a memory overhead of 50% and a speed-up of 100%, shows instead a maximum penalty of 0.3 dB at FER ¼ 10 À1 that becomes 0.1 dB at 10 À5 .
VI. QUANTIZATION ISSUES IN TURBO DECODERS
The problem of fixed-point implementation is an important one since hardware complexity increases linearly with the internal bit width representation of the data. The tradeoff can be formulated as follows: what is the Fig. 16 . Comparison of FER performance of an SCCC with four state constituent encoders and interleaver size of 8640 with fixed number of iterations with those obtained using structure of Fig. 15 and first hard stopping rule.
minimum bit width internal representation that leads to an acceptable degradation of performance. It is interesting to note that the very function of the turbo-decoding process is the suppression of channel noise. This robustness against channel noise implies also, as a benecifial side effect, a robustness against the internal quantification noise. Thus, compared to a classical DSP application, the internal precision of a turbo-decoder can be very low without significant degradation of the performance.
In this section, we will give a brief survey of the problem of fixed-point implementation in the case of a binary turbo-decoder. First, we will discuss the problem of optimal quantization of the input signal and the resulting internal precision. Then, the problem of the scaling of the extrinsic message will be discussed. Finally, we will conclude this chapter by giving a not yet published pragmatic method to optimize the complexity versus performance tradeoff of a turbo decoder.
A. Internal Precision of a Turbo Decoder
Let us consider a binary turbo code associated with a BPSK modulation. The received symbol at time l is thus equal to " x l ¼ x l þ w l , where x l equals À1 if c l ¼ 0, and equals one, otherwise; w is white gaussien noise of variance . The LLR ðc l ; IÞ is then equal to
The quantization of ðc l ; IÞ on b LLR bits is a key issue that impacts both the performance and the complexity of the design. In the following, we will assume that the quantized value ðc; IÞ Q of ðc; IÞ on b LLR bit is given by ðc; IÞ Q ¼ Qððc; IÞÞ, where the quantification function Q is defined as
where satða; bÞ ¼ a if a belongs to ½Àb; b, and satða; bÞ ¼ signðaÞ Â b, otherwise; A is the interval dynamic of the quantization (data are quantized between ½ÀA; A). Symmetrical quantization is needed to avoid giving a systematic advantage to one bit value against an other. In fact, such a situation would decrease the performance of the turbo decoder. One can note that if A is very large, most of the input will be quantized by a zero value, i.e., an erasure. In that case, the decoding process will fail. On the other hand, a too small value of A would lead to a saturation most of the time and the soft quantization would thus be equivalent to a hard decision. Clearly, for a given code rate and a given SNR, there is an optimal value of A. As a rule of thumb, for a 1/2 rate turbo code, the optimal value of A is around 1.2. Equations (21) and (22) show that the input value ðc; IÞ Q of the turbo decoder depends on the channel observation, the value A, as mentioned above, but also on the variance of the SNR of the signal, i.e., the variance of the noise 2 . The SNR is not available at the receiver level and it should be estimated using the statistic of the input signal. In practical cases, the estimation of the SNR is not mandatory. When the max-log-MAP algorithm is used, i.e., the max Ã operation is approximated by the simple max operator, its estimation is not necessary. In fact, the term 2= 2 is just, in the logarithm domain, an offset factor that impacts both input and output of the max unit. When the log-MAP algorithm is used, a pragmatic solution is to replace the real standard deviation of (21) by the maximum value o leading to a bit-error rate (BER) or a frame-error rate (FER) acceptable for the application. Note that when the effective noise variance is below o , the decoding process becomes suboptimal due to a subestimation of the ðc; I). Nevertheless, the BER (or the FER) would still decrease and thus remains in the functionality domain of the application.
The number of bits b ext to code the extrinsic message can be deduced from b LLR . In many reported publications, Once b LLR and b ext are chosen, the number of bits b fm to code the forward recursion metrics and the backward recursion nodes can be derived automatically. In the following, we will only consider the case of the forward recursion metrics . The same results also stand for the backward recursion unit.
According to (11) and (12), in the logarithm domain, the branch metric l is a finite sum of bounded values. Let us assume that À is a bound of the absolute value of the branch metric l (À is a function of the code, b LLR and b ext ). Then, it is shown in [63] that at any time l 
where the parameter is the memory depth of the convolutional encoder. Assuming that min s ð l ðsÞÞ is maintained equal to zero by dedicated hardware, then (23) shows that b fm ¼ dlog 2 ð Â ÀÞe bits are sufficient to code the metrics. In practice, this solution is not efficient. In fact, maintaining min s ð l ðsÞÞ equal to zero implies additional 11 The exact bound is derived in [38] .
Boutillon et al.: Iterative Decoding of Concatenated Convolutional Codes: Implementation Issues hardware in the recursion loop to perform the determination of min s ð l ðsÞÞ and to subtract it from all the metrics. This hardware increases both the complexity and the critical path of the FR unit.
A more efficient solution is to replace those complex systematic operations by the subtraction of a fixed value when needed. Let us define Á as Á ¼ dlog 2 ðð þ 1Þ Á ÀÞe. Then, coding the forward metric on b fm ¼ 1 þ Á leads to a very simple scheme. In fact, since À is the maximum dynamic of the branch metric, (23) Á from all the forward metrics. This situation is detected thanks to an AND gate connected to the most significant bit (MSB) of the metrics. The subtraction is simply realized by setting all the MSB to zero. Thanks to the rescaling process, the dynamic to represent the increasing function of the forward metric is very limited. Note that other efficient methods have been proposed in the literature, like more elaborated rescaling techniques or simply avoiding the rescaling operation using modulus arithmetic [64] .
Typical values of b LLR are between 3 to 6 bits. For an eight-state turbo code, the corresponding b fm are around 7 to 10 bits. An example of the impact of b LLR on performance is given in Fig. 19 . The reader can find in [65] a deeper analysis of the bit width precision of the turbo decoder.
B. Practical Implementation of max Ã Algorithm In Fig. 17 , we report a block diagram of the implementation of the fundamental associative operator max Ã according to its definition (6) . The look-up table performs the computation of the correcting factor given by
Fig . 18 shows the plot of the function f ðxÞ. The maximum value of this function is lnð2Þ and the function decreases rapidly toward zero. In hardware, all real values are replaced by integer values thanks to (22) . Thus, the maximum quantized value of f is given by Qðlnð2ÞÞ. Moreover, from (22) , it is possible to compute the maximum integer m Q so that x Q > m Q implies f Q ðx Q Þ ¼ 0. As an example, for M ¼ 1:2 and b LLR ¼ 4, the maximum quantized value of f Q is 4 (thus f Q takes its values between 0 and 4 and requires 3 bits to be coded) and m Q ¼ 14 (see Fig. 18 ). The hardware realization of the computation of the offset factor is thus simple. A first test is performed to determine if jx Q j is below 15. If the test is positive, the 5 least significant bits (LSB) of x Q are used as input of a 3-bit output look-up table that contained the precomputed values of f Q ðx Q Þ. Otherwise, the offset is set to zero. Note that it is also possible to compute the absolute value of x Q before the access to the LUT in order to reduce its size by half.
There are many other different implementations of the offset function in the literature. For example, [66] proposes a linear approximation of the f ðxÞ function while [67] proposes a very coarse, but efficient, approximation. When the offset factor is omitted, the hardware is simplified at a cost of a performance degradation. This point is discussed in the next section. Note that, when the offset factor is omitted, the algorithm is named in the literature the min-sum or the max-log-MAP algorithm.
C. Rescaling of Extrinsic Message
The use of the max-log-MAP algorithm leads to an overestimation of the extrinsic message and thus decreases the performances of the turbo decoder by approximatively 0.5 dB. This penalty can be significantly reduced if the overestimation of the extrinsic message is compensated, on average, by a systematic scaling down of the extrinsic message between two consecutive half iterations. This scaling is performed thanks to a multiplication by a scaling factor a i , where the value of a i depends on the number of the half iteration. Typically, during the first iteration, the value of a i is low (around 0.5), and increases up to one for the two last half iterations. This technique, for a classical turbo decoder, reduces the degradation from 0.5 to 0.2 dB. For a double binary code, it reduces the degradation from 0.5 to 0.05 dB. Note that the scaling factor is also favorable with respect to the decorrelation of the extrinsic messages. Even if we use the log-MAP algorithm, the scaling factors help the decoder to converge.
D. Method of Optimization
As seen previously, many parameters impact both the performance and the complexity of the turbo decoder: number of bits of quantization, maximum number of iterations, scaling factors of the extrinsic message, value of the quantization dynamic M, and also the targeted BER and FER. For example, Fig. 19 shows the BER obtained for a turbo code of rate 1/2 and size N ¼ 512 decoded for different numbers of iteration and different values of b LLR .
All those parameters interact in a nonlinear way (see the effect of n it and b LLR in Fig. 19 for example) . The problem of finding a good performance-complexity tradeoff is thus a complex task. Moreover, the evaluation of each configuration generally requires a CPU extensive Monte Carlo simulation in order to have an accurate estimation of the BER. In order to avoid such a simulation, we propose an efficient pragmatic method: 1) Define the space of the search by defining the range of search for each parameter of the decoder. Define a model of complexity for each parameter. 12 Define also the maximum allowable complexity of the design. 2) Define the Bworst case[ configuration by individually setting the parameters to the value that degrades performance most. 3) Using this configuration, perform a Monte Carlo simulation at the SNR of interest. Each time a received codeword fails to be decoded, store the codeword (or information to reconstruct it, i.e., the seeds of the pseudo-random generators) in a set S. Stop the process when the cardinality of the set S is high enough (typically around 1000). Note that this operation can be very CPU consuming but it has to be done only once. 4) Perform an optimization in order to find the set of parameters that minimize the BER (or the FER) over the set S with the constraint that the overall complexity of the decoder remains below a given value. 5) Perform a normal Monte Carlo simulation in order to verify a posteriori the real performance of the selected parameters. Go to Step 1) with a different scenario of optimization if needed. This method is efficient since the test of one configuration can be a few orders faster than the direct method. For example, for an FER of 10 À4 , the test of a configuration with a classical Monte Carlo simulation requires, on average, the simulation of 10 6 codewords. In contrast, with the proposed method, testing a new configuration requires only the decoding of 10 3 codewords. An improvement of simulation speed by a factor of 10 3 is then obtained.
VII. EVALUATION OF COMPLEXITY OF ITERATIVE DECODERS
In order to provide a high level evaluation of the complexity of the iterative decoders we will use as reference the architecture reported in Fig. 20 . Constituent encoders are assumed to be binary and messages are stored in the form of LLRs. The iterative decoders are generally built around two sets of processors and two memories. The messages coming from the channel are stored in a buffer as they will be accessed several times during the iterative process. The extrinsic messages are instead stored in a temporary memory denoted by EXT in the figure. 12 See [31] and Section VII for an example of modelization of the hardware complexity of a turbo decoder. The high level algorithm of the decoder can be summarized with the following steps.
1) Initialize the inner memory to null messages.
2) Apply the first set of constraints A using the EXT and LLR, write the updated messages in EXT. 3) Apply the second set of constraints B using the EXT and LLR, write the updated messages in EXT. 4) Iterate until some stopping criterion is satisfied or the maximum number of iterations is reached. The applications of constraints A and B here are executed serially. Different scheduling can be applied, especially for LDPC, but this is the common approach.
As we have seen in Section IV, PCCC, as well as SCCC and LDPC, admits efficient highly parallel structures so that the throughput can be arbitrarily increased by increasing the number of parallel processors without requiring additional memory. The tradeoff between area and throughput of the decoder is then fully under designer control. In this section, we will focus on C, defined as the number of elementary operations required for decoding one information bit per iteration as a function of the main design parameters of the code.
The throughput T of the implemented decoder can be well approximated by
where C dep is the number of deployed operators running at frequency f , and N it is the number of required iterations. For iterative decoders with messages in the form of LLR, the evaluation of computational complexity can be expressed in terms of number of sums and max Ã operations. Note that max will substitute max Ã when the max-sum version of SISO processors is used instead of the max Ã -sum version.
A. LDPC For LDPC, each variable node processor with degree d v requires 2d v sums to compute the updated message. Thus, summing up over all possible nodes, the variable node processing requires two sums per edge.
For check nodes, the number of operations needed for updating the EXT messages depends linearly on the check degree d c with a factor that depends on the used approximation. In [68] , a comprehensive summary of the available optimal and approximated techniques for check node updates is presented, together with their correspondent complexity and performance tradeoffs. Here, we will assume the optimal and numerical stable algorithm (6) and (7) in [68] that requires 6ðd c À 2Þ max Ã operators for a check node of degree d c . The reader is warned, however, that the factor 6 can be reduced by using other suboptimal techniques.
Summing up over the set of variable and check nodes we get the following complexity:
per decoded bit and per iteration. In (25), we introduced the fundamental parameter that is the average variable degree which measures the density of the LDPC parity check matrix. R is the rate of the code.
In Table 1 , we show the normalized complexity C required for some values of the two relevant parameters and R.
Note that LDPC decoders have a complexity that is inversely proportional to the rate of the code and proportional to the parameter . The parameter has also an impact on the performance of the code and takes typical values in the range 3-5.
B. PCCC and SCCC
The complexity of PCCC and SCCC is strictly related to the complexity of their constituent SISO decoders. Here, we consider rate k=n binary constituent encoders. In Fig. 21 , we report a block diagram of the SISO module showing its basic architecture according to the algorithm described in Section III. In the figure, we have reported the sections of the architecture corresponding to the four operations reported in the algorithm described in Section III-D. Light blocks are computation blocks, while dark block refers to memory, which can be organized as LIFO or FIFO RAM. In this SISO structure, we have assumed that initialization of forward and backward state metrics are propagated across iterations so that no overhead is required for this operation.
We will consider two versions of SISO. The first (inner SISO), which is used in PCCC and as the inner SISO for SCCC, gets messages on information and coded bits and provides messages on input bits. The second (outer SISO), which is used as outer SISO in SCCC, gets messages only on coded bits and provides updated messages on both information (user's data) and coded bits. In Fig. 21 , we can identify the following units.
1) The Branch Metric Computer (BMC) is responsible for computing the LR or LLR to be associated with each trellis edge section according to (11) and (12) . The number of sums required is 2 n À 1 À n for the outer SISO and 2 n À n À 1 þ k for inner SISO.
2) The Forward Recursion (FR) computer is responsible for computing the forward recursion metrics A according to (13) . Each state metric update requires 2 k À 1 max Ã between the incoming edges. The metrics of the 2 k N s edges are obtained summing the previously computed branch metrics with each the path metrics (2 k N s sums) max Ã .
3) The Backward Recursion (BR) computer, identical to forward recursion, is responsible for computing the backward recursion metrics B according to (14) . As the recursion proceeds in the backward direction the input branch metrics must be reversed in time, and this is the reason for the LIFO in front of it. 4) The LR edges computed according to (3) require both the forward and backward metrics and the branch metrics. As backward metrics are provided in reversed order, a LIFO may also be inserted on the line coming from the FR. Note that the edge LF are then produced in reversed time order. For both FR and BR as well as inner and outer SISO the complexity is 2 k N s sums and ð2 k À 1ÞN s max Ã . 5) The Output Computation Unit (OCU) computes the a posteriori LR applying (15) and/or (16) depending on the needs. The input LR are used to compute extrinsic information. An efficient algorithm to compute the updated messages requires 2 k N s þ 2n þ k s u m s a n d 2 k N s þ 2 nþ1 À 2nÀ 4 max Ã . As the edges LR are provided in reversed time order, also the computed LR are reversed in order so that an LIFO may be necessary to provide the updated LR in the same order of the inputs. The correct ordering of the messages, however, can also be solved implicitly when storing them in the RAM. In Table 2 , we give the summary of the operations required for the inner and outer SISO, while in Table 3 we report the numerical values for some typical values of k, n, and N s .
Having determined the complexity per information bit for the inner and outer SISO decoders C I and C O , the complexity of the PCCC and SCCC can be evaluated as 13 C
where r o is the rate of the outer encoder for SCCC. 13 We assume here that the two constituent encoders are equal, generalization to different encoders is straightforward. 
C. Memory Requirements
The memory requirements of an iterative decoder is the sum of memory required for the storage of channel messages, which is N for all types of decoders, and the memory for the storage of the extrinsic messages, which depends on the encoding scheme.
For LDPC the number of extrinsic messages is given by N, for SCCC by ðK=r o Þn and for PCCC by K.
Memory requirements are usually not negligible and in some important cases, e.g., for low throughput implementation and/or high block sizes, can dominate the computational requirements considered in the next sections.
D. Nonbinary Decoders
Slightly different conclusions are obtained using nonbinary constituent decoders. The main consequence of this approach is that messages are no longer scalars but vectors of dimension equal to the cardinality of the used alphabet minus one. The dimension of message memory must then be increased accordingly.
The operators BMC and OCU are slightly changed while FR and BR remain the same.
Nonbinary decoders also yield different performance. An important application of nonbinary decoder is the DVB-RCS/RCT and WiMAX 8-state double-binary turbo code and its extension to 16 states [69] .
VIII. CONCLUSION
We have presented an overview of implementation issues for the design of iterative decoders in the context of the concatenation of convolutional codes. Hardware architectures were described and their complexity was assessed. Low throughput (below 10 Mb/s) turbo decoders have already been widely implemented, either in software or hardware, and are commercially available. In this paper, we have laid stress on the different methods allowing the throughput of a turbo decoder to be increased. We have particularly investigated parallel architectures and stopping criteria. As for architecture optimization, a joint design of the concatenated code and the architecture was favored, especially concerning interleaver design. Such an approach has already been introduced in standards such as DVB-RCS, DVB-RCT, and WiMAX. Among the main challenges in the years to come, low energy consumption receiver design will represent a crucial one. Significant progress in this field will probably require a real technological breakthrough. Some answers to this problem are currently emerging, such as the analog decoding concept [70] , [71] , which allows the iterative process to be removed, the SISO decoders being directly wired together in order to implement the feedback connections. h
